This paper introduces a novel arithmetic tracking algorithm for successive approximation ADCs, and presents its analysis. The algorithm utilizes low activity signal periods to cut the ADC energy dissipation by reducing the number of required bit-cycles. The approach determines the required step size, and bypasses conversion cycles when signal activity is low, without compromising the precision or sampling rate. The required first-order predictions and boundary checkings are performed with simple digital circuits. A lowered number of cycles paired with reduced voltage variations across DAC capacitors yields power savings. The solution has been simulated in a 90 nm CMOS process using HSPICE, demonstrating a 10-bit tracking SAR ADC. The proposed ADC was examined with low activity signals such as EEG, ECG, etc. The results predict from 5.8 μW to 27.6 μW dissipation when the sampling rates range from 32 kHz to 800 kHz, respectively.
Inanlou Reza, Safarpour Mehdi, Silvén Olli
A1 Journal article – refereed
Place of publication:
24 November 2020
R. Inanlou, M. Safarpour and O. Silvén, “Arithmetic Tracking Adaptive SAR ADC for Signals With Low-Activity Periods,” in IEEE Access, vol. 8, pp. 211621-211629, 2020, doi: 10.1109/ACCESS.2020.3040034
Read the publication here: